<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>02824nam a22002537a 4500</leader>
  <controlfield tag="005">20260406094633.0</controlfield>
  <controlfield tag="008">260406b        |||||||| |||| 00| 0 eng d</controlfield>
  <datafield tag="020" ind1=" " ind2=" ">
    <subfield code="a">9781305120747</subfield>
  </datafield>
  <datafield tag="040" ind1=" " ind2=" ">
    <subfield code="c">AL</subfield>
  </datafield>
  <datafield tag="041" ind1=" " ind2=" ">
    <subfield code="a">eng</subfield>
  </datafield>
  <datafield tag="082" ind1=" " ind2=" ">
    <subfield code="a">621.392</subfield>
    <subfield code="b">ROTD</subfield>
  </datafield>
  <datafield tag="100" ind1=" " ind2=" ">
    <subfield code="a">Charles Roth and others</subfield>
    <subfield code="9">260231</subfield>
  </datafield>
  <datafield tag="245" ind1=" " ind2=" ">
    <subfield code="a">Digital systems design using verilog</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="a">United States</subfield>
    <subfield code="b">Cengage Learning</subfield>
    <subfield code="c">2016</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a">x,582p</subfield>
    <subfield code="b">PB</subfield>
    <subfield code="c">23x20cm</subfield>
  </datafield>
  <datafield tag="365" ind1=" " ind2=" ">
    <subfield code="2">Electronics and Communication Engineering</subfield>
    <subfield code="a">VBI-2645</subfield>
    <subfield code="b">&#x20B9;746.25</subfield>
    <subfield code="c">&#x20B9;</subfield>
    <subfield code="d">&#x20B9;995.00</subfield>
    <subfield code="e">25%</subfield>
    <subfield code="f">20-02-2026</subfield>
  </datafield>
  <datafield tag="520" ind1=" " ind2=" ">
    <subfield code="a">Digital Systems Design Using VERILOG integrates coverage of logic design principles, Verilog as a hardware design language and FPGA implementation to help electrical and computer engineering students master designing and testing hardware configurations. This practical resource presents Verilog constructs side-by-side with hardware, encouraging students to think in terms of desired hardware while writing synthesizable Verilog. After a review of the basic concepts of logic design, the authors introduce the basics of Verilog with simple combinational circuit examples, followed by models for simple sequential circuits. Subsequent chapters ask readers to tackle increasingly complex designs.
Features:
&#x2022; The first chapter presents a summary of the fundamentals of digital design to refresh readers' knowledge and prepare them for the rest of the book.
&#x2022; A wide range of important digital design concepts, including Algorithmic State Machine (ASM) charts, micro-programming, one-hot design, design for synthesis, testing, etc., are covered.
&#x2022; Many digital system design examples, ranging in complexity from a simple binary adder to a microprocessor, help readers learn design skills.
&#x2022; Steps in the design flow are clearly illustrated and explained.
&#x2022; Two chapters (Chapters 3 and 6) treat the basics of all programmable logic devices and provide details of synthesis, mapping and routing to FPGAs.
&#x2022; Materials are presented generically, rather than attached to a specific vendor or product family.
&#x2022; The authors help students develop the design skill of putting together bigger designs from smaller pieces.
&#x2022; A unique chapter on testing presents information on Built In Self-Test (BIST), Boundary Scan testing and LFSRs.
&#x2022; Includes Mind tap which is an interactive, customizable and complete learning solution. It includes a MindTap Reader and a library of learning apps (e.g., CNOW, Aplia, ReadSpeaker, Merriam-Webster dictionary, MyContent, RSS Feed, Kaltura, Progress app, etc.)</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2=" ">
    <subfield code="a">SM charts and Microprogramming</subfield>
    <subfield code="9">260226</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2=" ">
    <subfield code="a">Programmable Gate Arrays</subfield>
    <subfield code="9">260227</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2=" ">
    <subfield code="a">RISC Microprocessor</subfield>
    <subfield code="9">260228</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="a">John, Lizy Kurian</subfield>
    <subfield code="9">260229</subfield>
  </datafield>
  <datafield tag="700" ind1=" " ind2=" ">
    <subfield code="a">Lee, Byeong Kil</subfield>
    <subfield code="9">260230</subfield>
  </datafield>
  <datafield tag="942" ind1=" " ind2=" ">
    <subfield code="2">ddc</subfield>
    <subfield code="c">BK</subfield>
  </datafield>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="c">241129</subfield>
    <subfield code="d">241129</subfield>
  </datafield>
  <datafield tag="952" ind1=" " ind2=" ">
    <subfield code="0">0</subfield>
    <subfield code="1">0</subfield>
    <subfield code="2">ddc</subfield>
    <subfield code="4">0</subfield>
    <subfield code="7">0</subfield>
    <subfield code="8">ECE </subfield>
    <subfield code="a">SE</subfield>
    <subfield code="b">SE</subfield>
    <subfield code="d">2026-03-24</subfield>
    <subfield code="e">Vidyarthi Books, Bengaluru-560076</subfield>
    <subfield code="g">746.25</subfield>
    <subfield code="l">0</subfield>
    <subfield code="o">621.392 ROTD</subfield>
    <subfield code="p">SE000364</subfield>
    <subfield code="r">2026-04-06 09:45:38</subfield>
    <subfield code="v">995.00</subfield>
    <subfield code="w">2026-02-20</subfield>
    <subfield code="y">BK</subfield>
  </datafield>
</record>
